


Schematics Page Index (Title / Revision / Change Date)


Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Index Page	0.1		49	VGA PCIE BUS	0.1	
02	Block Diagram (System)	0.1		50	VGA MXM CONN PCEI	0.1	
03	CLOCK GEN	0.1		51	VGA MXM CONN OUT	0.1	
04	CPU HOST 1/3	0.1		52	VGA MXM CONN POWER	0.1	
05	CPU THERMAL 2/3	0.1		53	VGA MB TO HIDEMI CONN	0.1	
06	CPU POWER 3/3	0.1		54	AUDIO(CODEC & POWER)	0.1	
07	Eaglelake HOST/PCI-E 1/7	0.1		55	AUDIO DSP	0.1	
08	Eaglelake VGA/MISC 2/7	0.1		56	AUDIO(HP)	0.1	
09	Eaglelake DDR CH A 3/7	0.1		57	AUDIO(SP AMP)	0.1	
10	Eaglelake DDR CH B 4/7	0.1		58	AUDIO(SW AMP)	0.1	
11	Eaglelake POWER 5/7	0.1		59	AUDIO(EXTMIC&LINE IN)	0.1	
12	Eaglelake POWER 6/7	0.1		60	AUDIO (MUTE)	0.1	
13	Eaglelake GND 7/7	0.1		61	Power Block Diagram	0.1	
14	DDRII(CHANNEL A) 1/4	0.1		62	DCIN	0.1	
15	DDRII(CHANNEL A) 2/4	0.1		63	CPU_DCIN	0.1	
16	DDRII(CHANNEL B) 3/4	0.1		64	SYSPWR(+3V/+5V)	0.1	
17	DDRII(CHANNEL B) 4/4	0.1		65	DDR2PWR(+1_8V/+0_9V)	0.1	
18	DDRII Termination	0.1		66	SYSPWR(+1_1V/+1_5V)	0.1	
19	ICH10R (PCie/USB/PCI) 1/5	0.1		67	SYSPWR(+1_2V)	0.1	
20	ICH10R (HOST/SATA) 2/5	0.1		68	VHCOE (1) -- ISL6334A	0.1	
21	ICH10R (PM/LAN/HDA) 3/5	0.1		69	VHCOE (2) -- ISL6208	0.1	
22	ICH10R (Power) 4/5	0.1		70	OVP Protect	0.1	
23	ICH10R (Ground) 5/5	0.1		71	Others PWR Plane	0.1	
24	Flash ROM &DEBUG	0.1		72	Corwin spring(3_3/1_1V_CL)	0.1	
25	Power Sequence 1/2	0.1		73	HOLES & BOSS	0.1	
26	Power Sequence 2/2	0.1		74	Power Sequence Timing	0.1	
27	INTEL GLAN Boazman	0.1		75	Revision History(1)	0.1	
28	PCie WLAN	0.1		76	Revision History(2)	0.1	
29	TV-TUNER1&TUNER2	0.1		77	Revision History(3)	0.1	
30	AVIN/SVIDEO IN/RF Splitter	0.1					
31	B-CAS	0.1					
32	ExpressCard	0.1					
33	PCie(CF Card)	0.1					
34	CF Card CLCOK BUFFER	0.1					
35	PCI BUS(Bridge) 1/2	0.1					
36	PCI BUS(MS&SD&iLink) 2/2	0.1					
37	SATA HDD/SATA ODD/e-SATA	0.1					
38	e-SATA	0.1					
39	USB Port & CONN	0.1					
40	CIR&BT	0.1					
41	RF KB CONN	0.1					
42	Thermal & BL	0.1					
43	FAN	0.1					
44	LED	0.1					
45	DB CONN (PSwitch/PSP/IO)	0.1					
46	VGA CRT (FOR DEBUG)	0.1					
47	VGA LVDS	0.1					
48	VGA HDMI OUT	0.1					

FUBAI PCB P/N: 1P-0089J00-80SA

P. Leader	Check by	Design by

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title Index Page		
Size A3	Document Number M841 DVT	Rev
Date: Tuesday, September 23, 2008	Sheet 1	of 77







1. Clock Request Table

FSC	FSB	FSA	CPU	SRC[7:0]	PCI	USB	DOT	REF
1	0	0	333.33	100	33	48	96	14.318
0	0	0	266.66	100	33	48	96	14.318
0	1	0	200	100	33	48	96	14.318


	Clock Request	Clock Request Function	Clock Output	BYTE BIT 1			BYTE BIT 1		
PIN 1	PCI0/CR#_A	SATACLKREQ#	SRC2	5	7	CR#_A mode	5	6	SRC2
PIN 3	PCI1/CR#_B	EXPRESS_DET#	SRC4	5	4	CR#_A mode	5	7	SRC4
PIN 32	SRCC11/CR#_G	TUNER2_DET#	SRC9	6	5	CR#_G mode Control SRC9			
PIN 33	SRCT11/CR#_H	TUNER1_DET#	SRC10	6	4	CR#_G mode Control SRC10			

CPU SIGNAL TERMINATION







GTLREF FUNCTION TABLE


CPU_GTLREF_CTRL2	CPU_GTLREF_CTRL1	Ratio Set
0	0	0.615 X VTT
0	1	0.63 X VTT
1	0	0.65 X VTT
1	1	0.67 X VTT



http://hobi-elektronika.net







Trace should be kept shorter than 500mils between the resister and bridge

3,5 FSBSEL0  R181 1 10K F 2 H FSBSEL0
0402

3,5 FSBSEL1  R182 1 10K F 2 H FSBSEL1
0402

3,5 FSBSEL2  R183 1 10K F 2 H FSBSEL2
0402

CK 96M_P_GMCH NV_10K_J R2361 2 0402 +1_1VRUN

CK REFSSCLK_P_GMCH NV_10K_J R2363 2 0402


CK 96M_N_GMCH R2362 NV_0_J 2 0402


CK REFSSCLK_N_GMCH NV_0_J R2364 2 0402


For corwin spring




0.35V




min. 4 mils width
10 mils spacing
5 mils min. for max. of 300 mils in breakout




















Close to DIMM




1/1 changed from +1_8_S3_SU





Place these Caps near Channel A Dimm0 power pin




Place these Caps near So-Dimm0.













1/1 changed from +1_8_S3_SUS to +0_9RUN











1/1 changed from +1_8_S3_SUS to +0_9RUN









Layout note: Place 1 cap close to every 1 R-pack terminated to +0.9_VRUN














```


9/9 For M841 SYS ID
  Change R3901 from NC to stuff
  Change R3774 from stuff to NC


```





SYS ID and Panel ID					SYS ID and Panel ID		
Projct name	SYS_ID3	SYS_ID2	SYS_ID1	SYS_ID0	SKU	SYS_ID4	SYS_ID5
M810	0	0	0	0	H	0	0
M820	0	0	1	0	L	0	1
M830	0	0	0	1			
M840	0	0	1	1			
M811	1	0	0	0	Panel Type	P2	P1
M821	1	0	1	0	PANEL_ID1	0	0
M831	1	0	0	1	PANEL_ID2	0	0
M841	1	0	1	1	PANEL_ID3	0	1














RTCRST Timing



PWRSW Timing




RSMRST Timing





RSMRET# falling edge must transition to 0.8 V or less before +3V_DUAL drops to 2.1V


SLP_S4#




SLP_S3# --> RUN_ON




6/6 unify sequence circuit with B&C



In 1000 Mb/s mode, JKCLK frequency is 62.5 MHz.
In 100 Mb/s mode, JKCLK frequency is 50 MHz.
In 10 Mb/s mode, JKCLK frequency is 5 MHz.
In power down mode, JKCLK frequency is 0 MHz.





Pls split a ground plane beneath the magnetics module(L61).





http://hobi-elektronika.net

Mini-PCIE TUNER1 connector





Mini-PCIE TUNER2 connector





9/12 Change this circuit from NC to stuff for EU
TV tuner evaluation

AV_IN/SVIDEO IN/RF Splitter Power







29	TUNER1_AVIN_S_C	TUNER1_AVIN_S_C	R610	1	2	0_J	0402	SVIN_C
29	TUNER2_AVIN_S_C	TUNER2_AVIN_S_C	R611	1	2	NC_0_J	0402	
29	TUNER1_AVIN_S_Y	TUNER1_AVIN_S_Y	R612	1	2	0_J	0402	SVIN_Y
29	TUNER2_AVIN_S_Y	TUNER2_AVIN_S_Y	R613	1	2	NC_0_J	0402	
29	TUNER1_AVIN_AUD_L	TUNER1_AVIN_AUD_L	R615	1	2	0_J	0402	AUDIO_IN_L
29	TUNER2_AVIN_AUD_L	TUNER2_AVIN_AUD_L	R616	1	2	NC_0_J	0402	
29	TUNER1_AVIN_AUD_R	TUNER1_AVIN_AUD_R	R618	1	2	0_J	0402	AUDIO_IN_R
29	TUNER2_AVIN_AUD_R	TUNER2_AVIN_AUD_R	R620	1	2	NC_0_J	0402	
29	TUNER1_AVIN_CVBS	TUNER1_AVIN_CVBS	R621	1	2	0_J	0402	VIDEO_COMP
29	TUNER2_AVIN_CVBS	TUNER2_AVIN_CVBS	R622	1	2	NC_0_J	0402	
29	TUNER1_SVIN_SNS#	TUNER1_SVIN_SNS#	R623	1	2	NC_0_J	0402	SVIN_SNS#
29	TUNER2_SVIN_SNS#	TUNER2_SVIN_SNS#	R624	1	2	NC_0_J	0402	





VOLTAGE INPUTS ⁽¹⁾			LOGIC INPUTS			VOLTAGE OUTPUTS ⁽²⁾			MODE ⁽³⁾
AUXIN	3.3VIN	1.5VIN	SHDN	STBY	CP ⁽⁴⁾	AUXOUT	3.3VOUT	1.5VOUT	
Off	x	x	x	x	x	Off	Off	Off	OFF
On	x	x	0	x	x	GND	GND	GND	Shutdown
On	x	x	1	x	1	GND	GND	GND	No Card
On	On	On	1	0	0	On	Off	Off	Standby
On	On	On	1	1	0	On	On	On	Card Inserted

Express Card Power Switch



4/28




We add C2645 C2646 base on ShiBa Sche.

http://hobi-elektronika.net

08/01/10: Change from +3VRUN power to +3VRUN_CF power for CF reset timing issue.

4/23: CHANGE R626 2 PIN FROM +3VRUN CF TO +3VRUN CFCARD

Tronika.net



P21: Change CN24 from 1N-0050000-FWN0 to 1N-0050002-MWN0

4/23: CHANGE U25 14 PIN FROM NC TO CF_RST

9/11: Add F26(NC) for CF test debug


```

08/01/14: Add those two RESET IC to control the delay
time: JMB368 reset 370ms after CF CARD inset, CF CARD
      reset 792ms after JMB368 reset.

```

08/01/10: Delete R637 C496 for CF timing issue



4/23: ADD +3V_B RUN CFCARD POWER TO CF CARD SLOT




CompactFlash power circuit

Here we make a option if JMB368
is NOT powered ON without CF media.


4/23: CHANGE R3833 FROM NC TO MOUNT
CHANGE R? FROM MOUNT TO NC



4/23: ADD THIS CIRCUIT FOR
CF CARD RESET



3/31,08: Delete pullup res R37929 and R37930 by JMICRON' suggestion.





FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title **PCIE(CF Card)**

Size A3	Document Number M841 DVT	Rev 0.1
Date:	Wednesday, September 17, 2008	Sheet 33 of 77







PWRDWN#	OUT	OUT#	SRC_STOP#	OUT	OUT#
1	Normal	Normal	1	Normal	Normal
0	Float	Low	0	Float	Low








PIN NAME	TYPE	Description
VERF	I/O	VOLTAGE REFERENCE: It is necessary to connect a capacitor of 0.01uF between this pin and AGND.
REXT	I/O	RESISTANCE EXTERNAL: It is necessary to connect a resistor of 10k $\pm 1\%$ between this pin and AGND.
XI	IN	X'TAL IN: 24.576MHz
XO	OUT	X'TAL OUT: 24.576MHz
FIL0	I/O	FILTER: This pin is used for the PLL Filter. Keep this pin openbecause it is notnecessary for the R5C833 to use this pin.




C471 place near R5c833

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
PCIBUS(MS&SD&iLink)			
Size	Document Number	Rev	
A3	M841 DVT	0.1	
Date:	Saturday, September 13, 2008	Sheet	36 of 77


HDD2



HDD1




HDD1 & ODD POWER CONN




4/28 :change pin 2 from +12VRUN to GND, chane pin 5 from GND to +5VRUN

SATA ODD CONNECTOR





SATA ODD and SATA HDD share the same POWER CONN.

HDD2 POWER CONN





7/31 Add F26, F27







USB Port on Board



USB DB CONN









FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
RF KB CONN			
Size A3	Document Number M841 DVT		Rev 0.1
Date:	Saturday, September 13, 2008	Sheet	41 of 77

INVERTER

SPS




caps C2182, C2184 and C2186, 2200pF is 470pF would be a good value and be placed close to the EMC2106 pins

```
NOTE:PWM4
configurations for PWM4 as backlight control
- set Reg0E0h B[6:5]="11b" to select pin5 as PWM4
- config Reg2Bh B[7:6] to select PWM4 base freq
- config Reg2Fh for PWM4 Divide for exact freq
- set Reg2Eh for PWM4 duty cycle
SHDN_SEL (pin22) and SYS_SHDN# (pin 9), you may
leave them as NC
```


```
2007/12/31
delete R2355/R2336/R2357/R3341 10K resistor
```

HW THERMAL PROTECTION



```
HW thermal shut down temperature setting 95 degree .
Put Near CPU .
```

PIN1 SET:Temperature Set Point. Connect an external 1% resistor from SET to GND to set trip point.
To set the temperature trip point from 0°C to +125°C, use the following equation:
$$RSET = [(8.3793 \cdot 104) / T] - 211.3569 + [(1.2989 \cdot 105) / T^2] = 289k$$
where T is the trip temperature in Kelvin.




The THRM# signal is used as a status input for a thermal sensor. Based on the THRM# signal going active, the ICH10 generates an SMI# or SCI (depending on SCI_EN).



```
DDR & TVTUNERTEMP SENSOR Address
ADD0    ADD1          0x48
MXM THERMAL SENSOR ADDRESS
ADD1 ADD0 ADDRESS
FLOAT HIGH OX4D
```

DESIGN NOTE:
DDR & TVTUNERTEMP SENSOR




CAD NOTE:
PLACE CAP NEAR SST SENSOR PINS



The EMC2101 is addressed on the SMBus as 100 1100b.



<http://www.fangyuannb.com> <http://shop63900485.taobao.com>



```
CPU CPUFAN1 PECI
MMX CPUFAN2 SST
ODD CHASSISFAN1 CABLE      12V
PS PSFAN CABLE              12V
TVTUNER CHASSISFAN2 REMOTE  12V
DDR LOCAL
INVERTER CABLE
VCC
TACH
GND
PWM
```



6/6 Follow MOR request



	S0				S3			
MINI_CARD_S_LED#	H	H	L	L	H	H	L	L
BT_SW	H	L	H	L	H	L	H	L
RUN_ON#	L	L	L	L	H	H	H	H
WLAN_EN	L	H	L	H	H	H	H	H
WLAN/BT_LED	turn on	turn off	turn on	turn on	turn off	turn off	turn on	turn on



DIP_SW

LCD/CRT SW1R

HDS402-E_SW-SMD4

2

DIP_SW
ON = CRT
Off = LCD

9/12 change CN86,R37898 from NC to stuff for use CRT for debug



Standby LED:Umber



6/6 unify display led circuit with B.



08 3/4 Add Dimm door LED



MS/SD LED
(ORANGE)

A

GMCH CRT port

8 CRT_RED R2373 1 CA_0 2 0402 NV_DACA_RED_R
8 CRT_GREEN R2375 1 CA_0 2 0402 NV_DACA_GREEN_R
8 CRT_BLUE R2376 1 CA_0 2 0402 NV_DACA_BLUE_R

close to NB NV_DACA_HSYNC_R
NV_DACA_VSYNC_R

8 NV_DACA_HSYNC_R R2382 1 CA_0 2 0402 NV_I2CA_SCL_R
8 NV_DACA_VSYNC_R R2381 1 CA_0 2 0402 NV_I2CA_SDA_R

8 MCH_DDC_CLK R2382 1 CA_0 2 0402 NV_I2CA_SCL_R
8 MCH_DDC_DATA R2381 1 CA_0 2 0402 NV_I2CA_SDA_R


MXM CRT port

50 NV_I2CA_SCL R2369 1 NV_0 2 0402 NV_I2CA_SCL_R
50 NV_I2CA_SDA R2370 1 NV_0 2 0402 NV_I2CA_SDA_R
50 NV_DACA_HSYNC R2371 1 NV_0 2 0402 NV_DACA_HSYNC_R
50 NV_DACA_VSYNC R2372 1 NV_0 2 0402 NV_DACA_VSYNC_R

close to MXM Connector

50 NV_DACA_BLUE R2374 1 NV_0 2 0402 NV_DACA_BLUE_R
50 NV_DACA_GREEN R2377 1 NV_0 2 0402 NV_DACA_GREEN_R
50 NV_DACA_RED R2378 1 NV_0 2 0402 NV_DACA_RED_R

CRT FOR DVT DEBUG



Change history of VGA portion from page 46 to page 53 (base on M840 MP)

DVT

0821
1, Stuff CRT
2, Change NV_thermal_alert connect from AC_OFF_3# to ICH_H_THERMTRIP#

0909

1, Change CN53 pin assignment for HIDE MI,
change pin 14 from GND to SUS_ON;
change Pin 18 from GND to INV_BRADJ;
change Pin 40 from TP to INV_ENABLE1;
change Pin 39 from GND to HIDE MI_DETECT;
Add R38108 1M ohm for HIDE MI_DETECT PD.

2, change page 46 LVDS SW selector from HDMI_PC#_SELECT to HIDE MI_DETECT

0911

1, Page 53 add Back up circuit for HIDE MI2 compatibility with HIDE MI 1 FW.
2, CN53 change Pin 32 from gnd to LCDVCC_EN;


0912

1, Add a AND gate for HIDE MI_SUS_ON;

2, Change the signal net name from HIDE MI_DETECT to HIDE MI_EXIST and HIDE MI_DETECT_CN to HIDE MI_EXIST_CN;

3, Add back up RUN_ON signal to HIDE MI;

LVDS




LVDS CONNECTOR



M840 26' Panel ID Table

PANEL_ID1	PANEL_ID0	Type 1	Type 2	Type 3	Type 4
0	0	CLAA260WU11			
0	1		Reserve		
1	0			Reserve	
1	1				Reserve


LCD POWER LATCH











SWITCH for HIDEIMI




S	A=
L	B0
H	B1








Close to NB and option between NV and CA






SIGNAL	I/O	Description	Used for
I2CA_SCL I2CA_SDA	I/O	Notebook VGA I2C_Compatibal Bus Signals	DAC A DDC BUS
I2CB_SCL I2CB_SDA	I/O	Notebook HDMI I2C_Compatibal Bus Signals	HDMI DDC BUS
I2CC_SCL I2CC_SDA	I/O	All Other I2C_Compatibal Bus Signals	SDVO CONTROL BUS/SST









MXM_SST
ADD0:HIGH
ADD1:FLOATING
ADDRESS:0x4D

SDVO DDC_AS STRAP=HIGH
High Device Address is 70h.
low Device Address is 72h.


Back up for HE MXM











0185
C1856 change from 10U_6.3V to 10U_6.3V
place this 2 capacitors near AVDD2(38)

















0829 NC Q317,R38039,R987,Q66 for cost down








System over power protection set
AC_OFF_3# active at 110%

Total power 204W
PR19 =41.2K
PR25 =12K ==>224.4W

Control ACIN OCP protect

6A



CPU_DC_IN /CPU_ DC_OUT power plan should be great than 240mils



CPU System over power protection set
AC_OFF_3# active at 96W


CPU Total power 65W
PR19 =31.6K
PR25 =20K ==>96W


Control 12V_CPU OCP protect





Kelvin Pair


$V_{out} = GAIN \cdot I_{load} \cdot R_{sense}$
For CPU Total Power Dectect


















9/12 Change PD18,PD21 from 16-1SS355P-T000 to PD12 (CHN2222PT)

<http://hobi-elektronika.net>





PWLIMIT
System power saving mode set
PWLIMIT active at 95%
Total power 204W
PR198 =49.9K
PR252 =12K ==>193.8W

http://hobi-elektronika.net





Use switch to control the sequence for +12VRUN_SUB

Check current rating for cost down




9/9 Change the PQ76 from 17-2N70020-0000 to 17-2N7002P-T000 for PUR request









9/23 Change the PC267,PC269 from 1C-2B30104-K000(0.1u) to 1C-2B30103-K000(0.01u) for new TV tuner Lyra

<http://www.fangyuannb.com> <http://shop63900485.taobao.com>

















DVT:03/23:Default mount; NC for corwin spring.






<http://www.fangyuannb.com> <http://shop63900485.taobao.com>




H9 TYPE

M840 Power On/Off Sequence Specification



	T00	T01	T02	T03	T04	T05	T06	T07	T08	T09	T10	T11	T12	T13	T14	T15	T16	T17	T18	T19
Min	----	10ms	----	----	?CLK	?CLK	1CLK	----	60ms	10ms	30ms	99ms	1CLK	20ns	----	----	----	----	----	----
Typ	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----
Max	----	----	----	----	?CLK	?CLK	----	----	----	----	----	----	2CLK	----	----	----	----	----	----	----

High Voltage	VSREF (+5VRUN)	VSREF_SUS (+5V_DUAL)
Low Voltage	+3VRUN	+3VALW
dv	0.7V	0.7V
Add Diode		



FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
Power Sequence Timing			
Size	Document Number		Rev
A2	M841 DVT		0.1
Date:	Friday, September 12, 2008	Sheet	74 of 77

History (DVT)

2008/09/09

P71: Change the PQ76 from 17-2N70020-0000 to 17-2N7002P-T000 for PUR request

P64: Change the PR32 1R-0000203-F300 to 1R-0004532-F300 for power consumption

P20: For M841 SYS ID
Change R3901 from NC to stuff
Change R3774 from stuff to NC

P43: Add R38100,R38101for Q325 pin1 Q319 pin1 status

P44: Add R38102,LED9,Q350 for debug

P71 : Change the PC267,PC269 from 1C-2B30104-K000(0.1u) to 1C-2B30103-K000(0.01u) for new TV tuner Lyra

2008/09/11

P54: Add R38102,LED9,Q350 for debug

P60 : NC Q317,R38039,R987,Q66 for cost down

P46 : Stuff CRT

Change CN53 pin assignment for HIDE MI,
change pin 12 from GND to SUS_ON;
change Pin 14 from GND to INV_BRADJ;
change Pin 40 from TP to INV_ENABLE1;
change Pin 39 from GND to HIDE MI_DETECT;
Add R38108 1M ohm for HIDE MI_DETECT PD.

P33 : Add F26(NC) for CF test debug

P53 : Add U178,R38110,R38111 back up circuit for HIDE MI2 compatibility with HIDE MI 1 FW

2008/09/12

P30 : Change this circuit(U170,R37966,C2592,C2593,C2594,CN101,R37967) from NC to stuff for EU TV tuner evaluation

P70 : Change PD18,PD21 from 16-1SS355P-T000 to PD12 (CHN222PT)

Page53: Add F27 for safety request

Page44: change CN86,R37898 from NC to stuff for use CRT for debug

Page27: L145 main soure change 1T-1NS6824-0300 to 1T-130F50L-0000(height:2.9mm),second source 1T-130F500-0000(height:2.5mm)

Page53: Add R38113(NC),R38114(stuff) , back up for HIDE MI debug

Page53: add 0 ohm R38115,R38116,R38117,R38118 at HIDE MI_SUS_ON, LCDVCC_EN, INV_ENABLE1, INV_BRADJ near HIDE MI connector

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
Revision History(1)			
Size	Document Number		Rev
A3	M841 DVT		0.1
Date:	Tuesday, September 23, 2008		
	Sheet	75	of 77

D
C
B
A

D
C
B
A

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
Revision History(2)			
Size	Document Number		Rev
A3	M841 DVT		0.1
Date:	Thursday, September 11, 2008	Sheet	76 of 77

Title		
Revision History(3)		
Size	Document Number	Rev
A3	M841 DVT	0.1
Date:	Thursday, September 11, 2008	Sheet 77 of 77